Cadence's Rowen Forecasts Processor Design Split
Peter Clarke (Electronics360)
22 September 2014
Chris Rowen, CTO of the IP Group at Cadence Design Systems Inc. (San Jose, Calif.), has developed a vision of how system-on-chip architecture is evolving in the era of the Internet of Things and has concluded that processor architectures will become more diverse and their design style will bifurcate into least two major categories. Rowen added that this vision is driving future product development at Cadence.
One example is that neural network processor architecture is being worked on at Cadence as part of research into how much diversity is required to serve the market, Rowan said. However, he added that there at present no plans or timetable for the introduction of a configurable neural network processor IP block.
To read the full article, click here
Related Semiconductor IP
- Camera Post-Processing IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
Related News
- Cadence Advances Pervasive Intelligence at the Edge with Next-Generation Extensible Tensilica Processor Platform
- MosChip® selects Cadence tools for the design of HPC Processor “AUM” for C-DAC
- Cadence Advances Design and Engineering for Europe’s Manufacturers on NVIDIA Industrial AI Cloud
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
Latest News
- VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications
- Infineon opens the world's largest fab for power semiconductors and analog/mixed-signal technologies in Dresden
- Tenstorrent Sets New Performance Records, Launches TT- Ascalon S, and Expands Across Japan
- Chips&Media Signs APV codec IP Licensing Deal with North American Big Tech, Establishing the ‘Second Front’ Against Apple’s ProRes
- Chipsolve Technologies Appoints Balaji Kanigicherla as Chairman of the Board