Cadence's Rowen Forecasts Processor Design Split
Peter Clarke (Electronics360)
22 September 2014
Chris Rowen, CTO of the IP Group at Cadence Design Systems Inc. (San Jose, Calif.), has developed a vision of how system-on-chip architecture is evolving in the era of the Internet of Things and has concluded that processor architectures will become more diverse and their design style will bifurcate into least two major categories. Rowen added that this vision is driving future product development at Cadence.
One example is that neural network processor architecture is being worked on at Cadence as part of research into how much diversity is required to serve the market, Rowan said. However, he added that there at present no plans or timetable for the introduction of a configurable neural network processor IP block.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Cadence and Imperas Support NSITEXE in the Development of Advanced RISC V Vector Processor IP for Automotive AI Applications
- Cadence Advances Pervasive Intelligence at the Edge with Next-Generation Extensible Tensilica Processor Platform
- MosChip® selects Cadence tools for the design of HPC Processor “AUM” for C-DAC
- Cadence Advances Design and Engineering for Europe’s Manufacturers on NVIDIA Industrial AI Cloud
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer