Software Developers Get New High Performance Computing C-to-FPGA Tools
Impulse C Support Enhanced for DRC’s Accelium, Xilinx-Based Acceleration Cards
KIRKLAND, Wash.-- May 11, 2010 --DRC Computer and Impulse Accelerated Technologies today announced that the Impulse C™-to-FPGA tools have been integrated with the DRC Accelium™ coprocessor card, enabling software engineers to fully access hardware acceleration using familiar C programming methods. This integration provides C-language control of I/O, memory, streams and signals at the hardware level, allowing applications to leverage the high parallelism possible in FPGAs for higher performance.
FPGAs are recognized as powerful accelerators for non-sequential algorithms, and have been successfully deployed by engineering teams ranging from defense and aerospace, including NASA, to financial computing. For complex, highly algorithmic applications, automated tools such as Impulse C improve programming productivity. Using the Impulse tools, applications written in C can be implemented as multiple streaming processes in FPGAs. Using the DRC Computer Accelium coprocessor card, application performance and throughput can increase by 10X, 100X, or more. Typical applications include image analysis, data mining and encryption.
“We are happy to see our technology made more accessible to software developers,” said Lawrence Laurich, President of DRC. “The work Impulse has done to abstract away the low-level hardware details, plus their ability to automatically parallelize C code, has brought hardware capability to the much larger population of software developers.”
“The DRC Accelium platform integrates many of the components our software-oriented users need to deploy dozens to thousands of accelerated systems,” said Brian Durwood, CEO of Impulse. “By providing a well-integrated, tested and expandable platform to industry, DRC takes much of the risk out of high performance computing.”
The integration is the work of Synective Labs, a long-standing partner to DRC and Impulse, specializing in hardware acceleration solutions. The Synective team developed robust links from ANSI C to all the key hardware features of the DRC boards. This enables DRC users to write or import C code and compile all the way to hardware, without having to become hardware experts. Also, since most of the code is abstracted from hardware, design and test code can be easily retargeted to new platforms.
Software/hardware teams interested in accelerating C code on FPGAs should contact www.ImpulseC.com, www.DRCComputer.com or www.Synective.se.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Altera Launches Embedded Initiative with New System Level Integration Tool for Embedded Systems Configurability
- ASSET's ScanWorks is first development tool for the emerging IJTAG embedded instrumentation standard
- Altera Accelerates FPGA Design Productivity in Quartus II Software Version 10.1 with Next-Generation System-Integration Tool
- Altera's Quartus II Software Version 11.0 Features the Production Release of Qsys System Integration Tool
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools