Brisbane Silicon publishes DPTx 1.4 IP Core
April 19, 2024 -- Today we are very excited to announce that Brisbane Silicon will add a DPTx 1.4 IP core to its IP library suite. A summary of this IP:
- DisplayPort 1.4 compatible.
- Ultra-small footprint (1k LUT minimum, 3.5k LUT maximum).
- Hardware proven on AMD/Xilinx 28nm FPGA fabric.
- Ships with an example project which demonstrates the following:
- Link initialization at 5.4 Gbps.
- Initialization of the DPTx core.
- Output a test video pattern with 4k60 framing.
- Commercial or Academic licenses available.
The hardware target for the example project is the Numato Mimas A7 FPGA Development board. See here for further information on this board.
For more information on the DPTx IP core, see the product summary available here.
Related Semiconductor IP
- DisplayPort 1.4 FEC Transmitter (Tx) ASIL-B
- VESA DisplayPort 1.4 Forward Error Correction (FEC) Transmitter
- DisplayPort 1.4 FEC Receiver (Rx)
- DisplayPort 1.4 TX PHY, TSMC N7, North/South Poly Orientation
- DisplayPort 1.4 TX PHY, TSMC N5, North/South Poly Orientation
Related News
- BrisbaneSilicon publishes Beta Release of its Lumorphix Processor IP Core
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- Digital Blocks DB9000 Display Controller IP Core Family Extends Leadership in 8K, Automotive, Medical, Aerospace, and Industrial SoC Designs
- Creonic Releases Updated SDA OCT IP Core Supporting OCT 4.0 and Enhanced Synchronization
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options