Gartner: ASIC design starts to fall by 22% in '09
Dylan McGrath, EE Times
(03/30/2009 3:01 AM EDT)
SAN FRANCISCO—FPGAs are displacing ASICs—a trend that in 2009 will be exacerbated by the global financial crisis—and now have a 30-to-one edge in design starts, according to market research firm Gartner Inc.
ASIC design starts are expected to drop by 22 percent in 2009 as the economy causes firms to push out and—in some cases—cancel designs, Gartner (Stamford, Conn.) said.
(03/30/2009 3:01 AM EDT)
SAN FRANCISCO—FPGAs are displacing ASICs—a trend that in 2009 will be exacerbated by the global financial crisis—and now have a 30-to-one edge in design starts, according to market research firm Gartner Inc.
ASIC design starts are expected to drop by 22 percent in 2009 as the economy causes firms to push out and—in some cases—cancel designs, Gartner (Stamford, Conn.) said.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Gartner Says Worldwide Semiconductor Capital Equipment Spending to Decline 19.2 Percent in 2012
- Gartner Says Semiconductor Inventory Correction Dampening Sales in Second Half of 2011
- Gartner Says Worldwide Semiconductor Spending to Reach $309 billion in 2012, a 2.2 Percent Increase from 2011
- Gartner Says Worldwide Semiconductor Revenue Grew 1 Percent to Reach $302 Billion in 2011
Latest News
- intoPIX to Demonstrate JPEG XS, IPMX and SMPTE ST 2110 Solutions at NAB Show New York 2026
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure