ARM gets serious in physical IP at 32 nm
Mark LaPedus, EE Times
(10/08/2007 9:00 AM EDT)
Santa Clara, Calif. -- Looking to get a jump on rivals like TSMC and Virage Logic, ARM Holdings plc last week pulled back the curtain on its 32-nanometer initiative for physical-intellectual property (IP).
At the same time, ARM warned that the dreaded shift to 32 nm will be an expensive and risky proposition, estimating that R&D costs will edge toward $75 million for a 32-nm design, compared with $20 million to $50 million at 45 nm.
ARM is best known for its processor cores, but physical IP--memory cores, phase-locked loops, standard cells and other IC building blocks for system-on-chip design--is critical to the company's growth. During a keynote address at the ARM Developers' Conference here last week, ARM CEO Warren East dropped hints about the company's bold 32-nm initiative for leading-edge physical IP.
(10/08/2007 9:00 AM EDT)
Santa Clara, Calif. -- Looking to get a jump on rivals like TSMC and Virage Logic, ARM Holdings plc last week pulled back the curtain on its 32-nanometer initiative for physical-intellectual property (IP).
At the same time, ARM warned that the dreaded shift to 32 nm will be an expensive and risky proposition, estimating that R&D costs will edge toward $75 million for a 32-nm design, compared with $20 million to $50 million at 45 nm.
ARM is best known for its processor cores, but physical IP--memory cores, phase-locked loops, standard cells and other IC building blocks for system-on-chip design--is critical to the company's growth. During a keynote address at the ARM Developers' Conference here last week, ARM CEO Warren East dropped hints about the company's bold 32-nm initiative for leading-edge physical IP.
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- The A6: Apple's SoC Design Team Finally Gets Serious
- Mikron Licenses Cadence Physical Verification System and QRC Extraction Solutions for 90 nm IC Design Flow
- UMC Certifies Synopsys IC Validator Physical Verification Tool for 28 nm
- Vidatronic Launches New 22 nm Analog IP For Ultra-Low-Power, System-On-Chip Physical Attack Mitigation In Internet Of Things (IoT) Applications
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms