Can ARM succeed in the entry-level server space?
by Tarinder Sandhu, HEXUS.net
May 6, 2014
ARM is best known as the company behind the CPU architecture that powers the vast majority of the world's smartphones and tablets. This is because ARM's reduced instruction-set computing (Risc) architecture, which uses small, optimised instructions, is an ideal fit for energy-efficient processing - a must for mobile devices. Though ideally designed for mobile, there are now compelling reasons why ARM's instruction-set architecture can be used for a number of server/datacentre applications.
The backbone of ARM's appeal in the entry-level server space stems from the introduction of the ARMv8-A Architecture, announced in October 2011 and now implemented in high-end processors such as the Cortex-A57 and Cortex-A53. ARMv8-A's standout feature is 64-bit support, known as AArch64, though supporting hardware can also process 32-bit instructions. Want to play in server? You absolutely need 64-bit hardware and software support.
To read the full article, click here
Related Semiconductor IP
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
Related News
- Insyde® Software Joins Arm Total Design Ecosystem to Drive Server Infrastructure for the AI Era
- Philips streamlines SoC for entry-level set-tops
- Axis Systems Introduces Entry-Level Versions of Xcite and Xtreme Verification Systems Systems
- Ocean Blue Releases DVB multi-mode software for entry-level NXP Semiconductors STB100 & STB200 hardware platforms
Latest News
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026
- LUBIS EDA Launches FormalOS: Infrastructure for Systematic, Scalable Formal Verification