Arm to Deliver CHERI-based Prototype to Tackle Security Threats
By Nitin Dahad, EETimes
October 28, 2019
A UK government program to tackle the inherent security flaws in most of today’s computing infrastructure is funding Arm to the tune of $46 million (UK £36 million) to develop a prototype board using CHERI, a DARPA supported RISC processor ISA update that uses capability-based tokens for fine-grained memory protection and scalable software compartmentalization.
The British government announced it is funding Arm to develop new technologies that are more resistant to cyber threats, as part of its wider ‘Digital Security by Design’ (DSbD) initiative. The latter is also backed by Google and Microsoft. Arm chief architect and Fellow Richard Grisenthwaite commented, “Our first step is to create prototype hardware, the Morello Board, as a real-world test platform for prototype architecture developed by Arm that uses the University of Cambridge’s CHERI protection model. It will enable industry and academic partners to assess the security benefits of foundational new technologies we’re making significant investments in.”
To read the full article, click here
Related Semiconductor IP
- I3C Full Controller / Target
- I3C HCI Host Controller
- USB-C Power Delivery IP Core
- ACU100 Audio Computing IP
- PDM Modulator PCM to PDM Conversion IP
Related News
- NSA Releases Best Practices to Mitigate Threats in Development of ASICs
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
- Kudelski IoT Launches Quantum-Resistant Security IP, Future-Proofing Semiconductors Against Emerging Quantum Threats
- CHERI Alliance Officially Launches, Adds Major Partners including Google, to Tackle Cybersecurity Threats at the Hardware Level
Latest News
- GOWIN Semiconductor Introduces FabricPilot™, Bringing AI-Assisted Development to FPGA Design
- Accellera Approves Portable Stimulus Standard 3.1, Expanding Verification Reuse Across Hardware and Software Systems
- ASICLAND Showcases Custom ASIC Design and Mass Production Capabilities at TSMC Taiwan OIP Forum for Third Consecutive Year
- Silicon Creations Announces Single PHY Demo Platform for PCIe, DisplayPort, Ethernet, and JESD204B/C
- Cadence Signs EuroCDP Agreement to Support European Chip Innovation