Analog Bits Showcases Silicon of Analog and Mixed Signal IP Products on TSMC N7 Process Targeting Automotive Grade with Split Corner Lots and PVT Characterization Results Available
Santa Clara, CA, September 26th, 2019 - Analog Bits (www.analogbits.com), an industry leading provider of low-power mixed-signal IP (Intellectual Property) solutions is demonstrating its silicon results targeting automotive grade for its analog and mixed signal IP products on TSMC's N7 process. The list of IPs includes wide range Integer PLL, Fractional PLL, Sensors, differential high speed IOs and Wide Frequency Range Oscillator Macro. The complete family of analog and mixed-signal IPs, now with characterization report is immediately available for customer integration and tape-out.
WHAT
7nm test chip silicon measurement targeting automotive grade:
Highlights of the Demo:
- 8 GHz PLLs for Integer and FracN
- 4 Gbps TX and RX IO's
- Wide Frequency Range Crystal Oscillator Macro
- Integrated Sensors
WHEN: September 26, 2019 (registration begins at 8:00am)
WHERE: TSMC 2019 Open Innovation Platform® Ecosystem Forum,
Booth: 908,
Santa Clara Convention Center,
5001 Great America Parkway, Santa Clara, CA 95054
NOTICE: The TSMC Open Innovation Platform® Ecosystem Forum is an invitation only event and all attendees should pre-register.
About Analog Bits: Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is a leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O's and broad portfolio of Sensors. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 5-nm processes, Analog Bits has an outstanding heritage of "first-time-working" with foundries and IDMs.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- Silicon Creations Named GlobalFoundries Analog Mixed Signal IP Partner of the Year
- Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers