AMD-Xilinx Deal: Bringing The Fight To The Data Center
By Sally Ward-Foxton, EETimes (October 9, 2020)
Both companies have established AI accelerator product lines, but what could this mean for a potentially combined offering?
To read the full article, click here
Related Semiconductor IP
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
Related News
- Rambus Protects Data Center Infrastructure with Quantum Safe Engine IP
- Rambus Advances Data Center Server Performance with Industry-First Gen4 DDR5 RCD
- Synopsys Launches Industry's First Complete 1.6T Ethernet IP Solution to Meet High Bandwidth Needs of AI and Hyperscale Data Center Chips
- Rambus Expands Chipset for Advanced Data Center Memory Modules with DDR5 Server PMICs
Latest News
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026
- LUBIS EDA Launches FormalOS: Infrastructure for Systematic, Scalable Formal Verification