Agile Analog brings analog IP to RISC-V International
By Jean-Pierre Joosting, eeNews Embedded (July 20, 2021)
As a strategic member, Agile Analog expects to widen access to its application- and process-optimised analog IP for smart and IoT devices.
Agile Analog, a supplier of highly configurable process node-agnostic analog IP building blocks, has been accepted as a strategic member by RISC-V International, the non-profit organisation which maintains RISC-V as a free and open processor instruction set architecture (ISA).
Increasing numbers of OEMs and manufacturers of SoCs and ASICs are choosing to base complex chip designs on the RISC-V architecture, as its open licence business model enables them to develop chip designs faster and to enjoy greater design flexibility than is possible when using proprietary processor architectures.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- RISC-V startup recruits former Agile Analog CEO Ramsdale
- Global sectoral demand encourages Agile Analog to locate in Scotland
- Using Agile Analog's process-agnostic Analog IPs can help solve current Semiconductor capacity challenges
- Barry Paterson is the new Agile Analog CEO
Latest News
- Openchip unveils BER10: Europe’s new sovereign chip is here
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection