Agere, Future Software collaborate on net processors
Agere, Future Software collaborate on net processors
By John Walko, CommsDesign.com
May 7, 2002 (6:21 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020506S0007
Las Vegas, Nevada --Agere Systems is to integrate Future Software's networking software suite with its PayloadPlus network processor family into a single platform for advanced switch and router equipment. The main benefit from creating a single platform, according to the companies, will be to reduce system development time, in some cases from years to months. The companies announced the agreement at Networld+Interop here this week. "Future Software's comprehensive offerings and experience are an ideal complement to Agere's family of PayloadPlus network processors and switch fabric products," said Mark Pinto, vice president of Agere's processing, aggregation and switching division. “By leveraging our expertise in our respective areas, Agere and Future together will provide customers with powerful, integrated network processor-based solutions that meet the growing need for diverse networking and telecommunications applications.” The technolo gy pact will offer mutual customers pre-integrated solutions that enable a broad range of networking equipment including Ethernet switches, Internet protocol (IP) routers, multiple protocol label switching (MPLS) routers and ATM switches. Agere's network processor development platform will include modules from Future Software such as: IPv4-RIP (Internet protocol, version 4-routing information protocol v.2); OSPF (open shortest path first protocol); MPLS; PIM (protocol-independent multi-cast); DVMRP (distance vector multi-cast routing protocol); BGP (border gate protocol); IPv6 (Internet protocol, version 6) and L2TP (layer 2 tunneling protocol). The first products resulting from the agreement will be available by the third quarter of this year from Future Software. The San Jose, California based specialist in the development of communications software plans to support these products on multiple operating systems platforms.
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- AES-GCM - Authenticated Encryption and Decryption
- AES-GCM Authenticated Encryption and Decryption
- AES-GCM - Authenticated Encryption and Decryption
- Verification IP for C-PHY
Related News
- AiM Future Introduces Next-Generation NeuroMosAIc Processors, Expands Partnerships
- Siemens and TSMC collaborate to help mutual customers optimize designs using foundry's newest advancements
- CEA and Siemens collaborate on research to expand applications of Digital Twin for industry
- Andes and MachineWare Collaborate on Early RISC-V Software Development for AndesCore™ AX45MPV
Latest News
- Quantum Motion Raises $160 Million Series C to Deliver Quantum Computing’s “Transistor Moment”
- Renesas Completes Acquisition of Irida Labs to Expand Vision AI Software Capabilities and Accelerates System-Level Vision Solutions
- Semidynamics and SiPearl Announce Strategic Cooperation to Develop EU-Sovereign Rack-Scale AI Compute Platform
- Arm delivers record-breaking quarter and full-year results
- SEMIFIVE and ICY Tech Achieve Successful Tape-out of 8nm eMRAM-Based Edge AI SoC, Targeting First Commercialization in Asia