Achronix Presentation at D&R IP SoC China will Detail Accelerating Computing at the Edge with Speedcore eFPGAs
- Demonstration will profile Speedcore eFPGA IP’s ability to add a programmable fabric to high-performance chip designs
- Examples will highlight Speedcore eFPGA for various applications
Santa Clara, Calif., September 5, 2018 ––
WHO: Achronix Semiconductor Corporation, a leader in FPGA-based hardware accelerator devices and eFPGA IP
WHAT: Eric Law, senior director of sales at Achronix, will present, “Accelerating computing at the edge with Speedcore eFPGAs” during the Design & Reuse IP SoC China. Law’s talk is part of the session titled, “eFPGA as the enabler of the IoT solution.”
Achronix will demonstrate how Speedcore eFPGA IP’s programmable fabric can be added to an SoC for programmable hardware acceleration. Examples will highlight various applications, such as 5G wireless, high-performance computing (HPC), machine learning and computer vision applications.
WHEN: Thursday, September 13
WHERE: Evergreen Laurel Hotel Shanghai, Shanghai, China
About Achronix Semiconductor Corporation
Achronix is a privately held, fabless semiconductor corporation based in Santa Clara, California. The company developed its FPGA technology which is the basis of the Speedster22i FPGAs and Speedcore eFPGA technology. All Achronix FPGA products are supported by its ACE design tools that include integrated support for Synopsys Synplify Pro.
The company has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India.
Related Semiconductor IP
- eFPGA on GlobalFoundries GF12LPP
- eFPGA IP — Flexible Reconfigurable Logic Acceleration Core
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA on GlobalFoundries GF12LP
- eFPGA Hard IP Generator
Related News
- Primemas Selects Achronix Embedded FPGA Technology For System-on-Chip (SoC) Hub Chiplet Platform
- Qualitas Semiconductor Signs First ASIL-B-Compliant MIPI Sub-system IP Agreement for Autonomous ADAS SoC
- Digital Blocks DB9000 Display Controller IP Core Family Extends Leadership in 8K, Automotive, Medical, Aerospace, and Industrial SoC Designs
- TES offers CAN Flexible Data-Rate Controller IP Core for System-on-Chip (SoC) Designs
Latest News
- CAST Introduces PSI5-HOST IP Core for Automotive Sensor Interfaces
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution