10xEngineers announces Infinite-ISP FPGA Release v1.0
February 4, 2025 -- 10xEngineers announces the release of the FPGA bitstream for Infinite-ISP, designed for the Kria™ Vision AI Starter Kit (KV260). Infinite-ISP streamlines ISP development, guiding you from algorithm development through to RTL design, all the way to FPGA/ASIC implementation.
Key Features Include:
- Fully functional 10-bit ISP
- Integration with the AR1335 image sensor
- Output resolutions of 1080p and 360p at 30fps
- Tuned for indoor applications
What’s Next?
We are working on introducing even more features, including support for the OV5647 image sensor and YUV output!
Seeking collaborations from engineers, industry experts, and tech enthusiasts to:
- Dive in and assess the Infinite-ISP.
- Share your invaluable feedback.
- Contribute and co-create. Let’s drive this initiative forward, together!
Discover more and access resources:github.com/10x-Engineers/Infinite-ISP_FPGABinaries
Related Semiconductor IP
- Image Signal Processor
- Low-Power ISP
- HDR ISP framework for multi-camera applications
- Small-size ISP (Image Signal Processing) IP ideal for AI camera systems.
- UHD Image Signal Processing (ISP) Pipeline
Related News
- FPGA Development Opens Up
- Intel Agilex I-Series FPGA: REFLEX CES launches a brand new board with 400 Gigabit Ethernet capability
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- CAES Collaborates with Lattice Semiconductor to Provide Radiation-Tolerant FPGAs for Distributed Satellite Computing Applications
Latest News
- Cadence AI Super Agents Enable Nokia to Accelerate Electronic System Design on Millennium M2000 Supercomputer
- Cadence Unveils Europe's First Sovereign AI Platform for Semiconductor, System and AI Factory Design in Collaboration with NVIDIA
- SAIMEMORY And SkyeChip Collaborate on Next-Generation memory “ZAM” for AI
- Codebat Publishes Development Timeline for Its NIST CAVP-Validated ML-DSA Hardware Engine
- Socionext Expands Agentic AI to Advanced, Large-Scale SoC Physical Design