Altera's Precocious Play At 20nm
November 2, 2012
The Xilinx-Altera ding-dong is one of the staple axes of the semiconductor industry and often the slings and arrows of their respective fortunes depend on each company's response to a new process node.
Altera performed well on 40nm while Xilinx screwed up.
On 28nm, Xilinx got there first and is determined to extend its market share lead as a result.
On 20nm, Altera is making a precocious play, announcing the launch of a product for next year which will have 60% better 'total' power saving (i.e. active + static power saving) than the 28nm range.
To read the full article, click here
Related Semiconductor IP
- DDR5/DDR4 and LPDDR5/LPDDR4 EMIF FPGA IP
- JESD204 FPGA IP
- 25G Ethernet Intel® FPGA IP
- Nios® V Processor
- RLDRAM II Controller Intel® FPGA IP
Related Blogs
- Samsung 20nm test chip includes ARM Cortex-M0 processor core. How many will fit on the head of a pin?
- 3D Transistors @ TSMC 20nm!
- NVIDIA Claims TSMC 20nm will not Scale?
- TSMC versus Intel at 20nm!
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era