Why Firms Fail At FPGA
December 23, 2020
The fallers at the FPGA fence are a roll-call of the industry’s finest: Intel, TI, Motorola, IBM, Philips, Toshiba and AMD.
20 years ago, Raul Sud, the founder and CEO of Lattice Semiconductor, told me shy they had all failed.
“Most managements who have tried to do FPGA wanted to do it quickly,” said Sud, “they’ve said: ‘Let’s take a licence’, so they’ve taken a licence,and got a mask-set and a software tool-set and, and run wafers and got into the business and, after six months, along comes a software update and they’re in trouble. Because they don’t have a deep understanding.”
”There’s no such thing as a quick entry; no such thing as a quick understanding.” He said.
To read the full article, click here
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Blogs
- Why schematic-correct designs fail at advanced nodes
- Why Embedded FPGA is a New IP Category?
- Semiconductor Design Firms are Embracing the Public Cloud. Here are 5 Reasons Why.
- Why thinking about software and security is so important right at the start of an ASIC design