What's Happening in RISC-V Land?
Last week was IEDM, the International Electronic Devices Meeting. I will write about that later this week, because last week was also the RISC-V Summit, which was originally scheduled for the week before in the Santa Clara Convention Center, but got pushed out a week and moved to the San Jose Convention Center. IEDM is in San Francisco, so I mostly attended IEDM but I came down to San Jose for much of the first day of the RISC-V Summit. I'll cover that today.
I have been following the RISC-V story since EDPS 2016 in Monterey when I first heard about it. If you don't know what RISC-V is (and you might therefore not know it is pronounced "risk five") then see my posts:
In January this year, in a post titled RISC-V Cores: SweRV and ET-Maxion, I wrote:
"The one-sentence summary of the state of RISC-V is that it is already dominant in academia, and has some traction with the defense industry, too. I doubt any chips will be built in academia that are not RISC-V-based, and it is clear that a lot of ideas for things like hardware security will be prototyped in RISC-V. The big question is how significant it will be in the commercial world."
That's a pretty good summary of what I saw in this year's summit. There is lots of progress in the standardization process, building out the software ecosystem, growing the RISC-V foundation, and more. When Rick O'Connor was running the RISC-V foundation (he's now running the OpenHW Group) he told me that there was a huge funnel of products from big names that hadn't yet been announced. But not a lot that met that description was announced this year, apart from Samsung (see below).
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related Blogs
- What's happening on the 450mm wafer front?
- What's happening with global semicon industry?
- What's happening with ISA and Indian semicon industry?
- What's happening at OCP-IP
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA