The Status and Future of FDSOI
September 27, 2016
I recently took a look at the current status and future direction of FinFET based logic processes in my Leading Edge Logic Landscape blog. I thought it would be interesting to take a similar look at FDSOI and to compare and contrast the two processes.
As a reminder from the Leading Edge Logic Landscape blog, I will be using a formula developed by ASML to take my pitch projections and turn them into "Standard Nodes" for comparison purposes (the formula is described in the leading edge blog).
To read the full article, click here
Related Semiconductor IP
- GLOBALFOUNDARIES 22nm FDSOI LVDS Transceiver Pad
- Samsung 28nm FDSOI USB3.0 and PCIE2 combo PHY
- GLOBALFOUNDARIES 22nm FDSOI USB3.0 Dual Role PHY/OTG PHY
- MIPI D-PHY Transmitter/Receiver for DSI/CSI-2 on Samsung 28nm FD-SOI
- Adaptive Body-Bias Subsystem enabling Process, Voltage & Temperature compensation to leverage FDSOI body-biasing capabilities
Related Blogs
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- eUSB2V2: Trends and Innovations Shaping the Future of Embedded Connectivity
- Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
- Deep Robotics and Arm Power the Future of Autonomous Mobility
Latest Blogs
- What the Cyber Resilience Act means for the future of chip design
- When Your IP Vendor Has Operated 150,000 Base Stations: Introducing Viettel Semiconductor
- Relationship between architecture and validation in system design
- The Post-Quantum Cryptography Mandate: Building Cryptographically Agile Systems for the Quantum Era
- Demystify Address Translation Services (ATS) in PCIe 6.0