The Status and Future of FDSOI
September 27, 2016
I recently took a look at the current status and future direction of FinFET based logic processes in my Leading Edge Logic Landscape blog. I thought it would be interesting to take a similar look at FDSOI and to compare and contrast the two processes.
As a reminder from the Leading Edge Logic Landscape blog, I will be using a formula developed by ASML to take my pitch projections and turn them into "Standard Nodes" for comparison purposes (the formula is described in the leading edge blog).
To read the full article, click here
Related Semiconductor IP
- USB3.0 PHY on GF22FDX and Samsung 28nm FDSOI
- GLOBALFOUNDARIES 22nm FDSOI LVDS Transceiver Pad
- Samsung 28nm FDSOI USB3.0 and PCIE2 combo PHY
- GLOBALFOUNDARIES 22nm FDSOI USB3.0 Dual Role PHY/OTG PHY
- MIPI D-PHY Transmitter/Receiver for DSI/CSI-2 on Samsung 28nm FD-SOI
Related Blogs
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- eUSB2V2: Trends and Innovations Shaping the Future of Embedded Connectivity
- Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
Latest Blogs
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP
- Why nonce reuse can break AES-GCM security in embedded systems
- PQSecure™-Agility Earns NIST CAVP Validation
- Mitigating the Single-Source Trap