PQSecure™-Agility Earns NIST CAVP Validation
We are thrilled to announce that PQSecure™-Agility, our comprehensive hardware/software co-design framework for crypto-agile security, has officially achieved NIST CAVP validation.
As the global transition to quantum-safe cryptography accelerates, the industry faces a dual challenge: implementing next-generation algorithms while simultaneously defending against sophisticated physical threats. PQSecure™-Agility solves this by delivering an optimized RTL hardware architecture controlled through a highly flexible software layer. This approach allows system architects to seamlessly balance performance, area, power, and security.
Why PQSecure™-Agility Matters
Standard compliance is only half the battle. In real-world deployments, cryptography must be hardened against implementation-level threats like side-channel leakage, timing attacks, and physical vectors.
Key capabilities of the framework include:
- Co-Design Architecture: A fully side-channel-protected hardware/software cryptographic framework.
- Hardware Acceleration: High-performance cryptography optimized for demanding workloads.
- Crypto-Agility by Design: Software-controlled flexibility to update algorithms as standards and threats evolve.
- Dual-Era Support: Out-of-the-box compatibility with both classical and post-quantum cryptographic primitives.
- Versatile Integration: Built for seamless deployment across embedded, FPGA, ASIC, and SoC platforms.
Look Ahead
This validation marks a major step forward in bringing secure, standards-aligned deployment to mission-critical systems. Stay tuned for our upcoming full product launch, where we will share deeper technical insights, supported algorithms, architectural options, and real-world deployment use cases.
Explore PQSecure IP:
Related Semiconductor IP
- Unified Hardware IP for Post-Quantum Cryptography based on Kyber and Dilithium
- nQrux Secure Boot
- SHA-256 Secure Hash Algorithm IP Core
- SHA-512/384 - Secure Hash Algorithm IP Core
- Secure Storage Solution for OTP IP
Related Blogs
- Using OSVVM for DVB-S2 IP Core Validation
- USB Type-C Interoperability Workshop - True, Real-Life Validation
- Electrical Validation of DDR4 Interfaces
- How to Overcome NoC Validation Multiple Challenges?
Latest Blogs
- PQSecure™-Agility Earns NIST CAVP Validation
- Mitigating the Single-Source Trap
- Showcase at AutoSens US: Integration of TicoRAW into dSPACE high performance data logging solution enables seamless workflow
- What Makes Ethernet IP Truly Automotive-Grade
- Arasan 16-bit xSPI/PSRAM Controller and PHY: Enabling High-Performance Embedded Memory Systems