The Future of PCIe Is Optical: Synopsys and OpenLight Present First PCIe 7.0 Data-Rate-Over-Optics Demo
The transition of PCIe over optical interfaces heralds a breakthrough for low-latency operations. As a key player in the PCI Special Interest Group (PCI-SIG), Synopsys is deeply involved in actively helping develop a new standard. The wheels of change are in motion for the Peripheral Component Interconnect Express (PCIe) standard, with transformative implications for the chip design process.
The PCI-SIG formation of a PCIe Optical Workgroup, announced last August, means that PCIe is set to transcend the practical limitations of copper signaling. The group sees optical, light-based interfaces as integral to the future of PCIe. This shift carries multiple prospective advantages, including expanded ranges and data rates and reduced power requirements.
To read the full article, click here
Related Semiconductor IP
- PHY for PCIe 7.0 and CXL
- PCIe 7.0 PHY in TSMC (N5, N3P)
- PCIe 7.0 Switch with with Time Division Multiplexing
- PCIe 7.0 Retimer Controller with CXL Support
- PCIe 7.0 Controller (can be configured to support EP, RP, DM, or SW applications)
Related Blogs
- How PCIe 7.0 is Boosting Bandwidth for AI Chips
- Industry's First Verification IP for PCIe 7.0
- Cadence Demonstrates Complete PCIe 7.0 Solution at PCI-SIG DevCon 24
- Cadence Leads the Way at PCI-SIG DevCon 2025 with Groundbreaking PCIe 7.0 Demos
Latest Blogs
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution