Can Sub-Arctic Temperature Circuits Solve the AI Energy Challenge?
The AI era is fostering unprecedented innovation across industries and creating acute challenges for the high-performance computing (HPC) industry to support exponential power and performance demands. AI alone is poised to increase data center power demand by 160 percent by 2030, as queries from applications like ChatGPT require nearly 10X the electricity to process as a Google search. The HPC ecosystem is exploring new semiconductor designs to unlock next-generation infrastructures that deliver greater performance and energy efficiency. One promising area of semiconductor research looks to answer the question, “Can sub arctic-cold, microscopic circuits = a more energy efficient AI data center?” Enter – cryogenic CMOS.
To read the full article, click here
Related Semiconductor IP
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
Related Blogs
- Using SystemC TLM Modeling To Solve AI Data Movement Challenges
- Bluetooth set as short range wireless standard for smart energy!
- ARM A Huge Challenge For Intel
- The Chip Challenge For Japan
Latest Blogs
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car