Simulating Multiple Cadence DSPs as Multiple x86 Processes
An increasing number of embedded designs are multi-core systems. At the pre-silicon stage, customers use a simulation platform for architectural exploration and software development. Architects want to quantify the impact of the number of cores, local memory size, system memory latency, and interconnect bandwidth. Software teams wish to have a practical development platform that is not excruciatingly slow.
This blog shares a recipe for simulating Cadence DSPs in a multi-core design as separate x86 processes. The purpose is to reduce simulation time for customers with simple multi-core models where cores interact only through shared memory. It uses a Vision Q8 multi-core design to share details of the XTSC (Xtensa SystemC) model, software application, commands, and debugging. Note the details shared are for a simulation run on an Ubuntu Linux machine, Xtensa tools version RI-2023.11, and core configuration XRC_Vision_Q8_AODP.
To read the full article, click here
Related Semiconductor IP
- Spatial Audio & Head Tracking Solution
- Tensilica DSP IP supports efficient AI/ML processing
- Narrow band - IoT Release-14 e-NodeB PHY. (L1) IP
- Vision 341 DSP
- Versatile, Ultra-Low-Power DSP for Audio, Voice, Vision, and AI
Related Blogs
- How to Overcome NoC Validation Multiple Challenges?
- How to Secure IoT Edge Device from Multiple Attacks?
- Multiple Vendors Pursue eFPGA
- Arasan Chip Systems Inc. Empowers Camera and Display Semiconductor Manufacturers with multiple -Supported Process and Integrated Subsystems, Delivering Cost and Time Savings
Latest Blogs
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car