Scaling AI Infrastructure with Next-Gen Interconnects
April 29, 2025
At the recent IPSoC Conference in Silicon Valley, Aparna Tarde gave a talk on the importance of Next-Gen Interconnects to scale AI infrastructure. Aparna is a Sr. Technical Product Manager at Synopsys. A synthesis of the salient points from her talk follows.
Key Takeaways
- The rapid advancement of AI is reshaping data center infrastructure requirements, demanding immense compute resources and unprecedented memory capacity.
- Efficient XPU-to-XPU communication is crucial, requiring high-bandwidth, low-latency, and energy-efficient interconnects for large-scale compute clusters.
- New communication protocols and interfaces like UALink and Ultra Ethernet are essential for scaling AI performance and accommodating distributed AI models.
- The shift from copper to optical links and the adoption of Co-Packaged Optics (CPO) are key to addressing bandwidth challenges in AI infrastructure.
- Multi-die packaging technologies are becoming mainstream to meet AI workloads' demands for low latency, high bandwidth, and efficient interconnects.
Related Semiconductor IP
- PCIe PHY and controller solution
- PCIe Controller
- PCIe 4.0 Controller
- PCIe 6.0 PHY, SS SF2A x4 1.2V, N/S for Automotive, ASIL B Random, AEC-Q100 Grade 2
- PCIe PHY
Related Blogs
- Arm and Google Cloud redefine agentic AI infrastructure with Axion processors
- Ultra Ethernet Consortium Set to Enable Scaling of Networking Interconnects for AI and HPC
- Scaling Out Deep Learning (DL) Inference and Training: Addressing Bottlenecks with Storage, Networking with RISC-V CPUs
- The Road to Innovation with Synopsys 224G PHY IP From Silicon to Scale: Synopsys 224G PHY Enables Next Gen Scaling Networks
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP