Saving Power in Displays for Mobile and Consumer Electronics Applications
Higher performance at lower power is the most critical requirement of SoC designs, specifically those targeted towards mobile and consumer electronics applications. VESA (Video Electronics Standards Association), the technical standards organization for computer display standards, came up with a new power saving feature called PSR (Panel Self Refresh) in eDP 1.3. It is also available as an optional feature in DisplayPort. PSR helps to extend battery life in mobile phones, notebooks, and tablets, and is quickly being adopted in high-end designs.
DisplayPort (DP) is a display interface used to connect a video source to display devices such as monitors and projectors. It provides the fastest refresh rate, high resolution with deep color modes, and increased bandwidth with support for all 3D video and audio formats. To know more about DisplayPort, read our previous blogs – connecting DisplayPort to multiple devices and industry’s first DisplayPort 1.4 with DSC 1.2 VIP and test suite.
To read the full article, click here
Related Semiconductor IP
- HDCP 2 on HDMI / DisplayPort Embedded Security Module Firmware (generation 3)
- 4-port Receiver/Transmitter/Repeater HDCP 2.3 on HDMI 2.0 and/or DisplayPort 2.0/1.4 ESM (generation 3)
- 2-port Receiver/Transmitter/Repeater HDCP 2.3 on HDMI 2.0 and/or DisplayPort 2.0/1.4 ESM (generation 3)
- 1-port Receiver/Transmitter HDCP 2.3 on HDMI 2.0 or DisplayPort 1.4/2.0 ESM (generation 3)
- DisplayPort Link Policy Maker
Related Blogs
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- Intel And ARM Focusing On Mobile, Consumer Electronics
- Arm Kleidi Arrives in Automotive Markets to Accelerate Performance for AI-based Applications
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP