Samsung's 3nm GAA Process
At the recent Samsung Foundry Forum, HK Kang, the EVP of semiconductor R&D, took to the stage. He's in charge of advanced logic, DRAM, 3D NAND, mask. But that day he was just going to talk about Samsung's 3nm gate-all-around (GAA) technology, that they give the name MBCFET to (MBC stands for multi-bridge-channel).
The motivation for creating GAA technology is similar for the motivation for creating FinFET—better control of the channel. Planar transistor (on the left in the above diagram) was the basic transistor architecture since the invention of the MOSFET until about 20nm. At that point, the leakage became unacceptably high. When the transistor was in the off state, the gate only controlled the top part of the channel and current could sneak around the back, or, more professionally, suffered from short-channel effect.
To read the full article, click here
Related Semiconductor IP
- Samsung 8LPU 1.8V/3.3V SD/eMMC PHY AP1
- Samsung 5LPE 1.8V/3.3V SD/eMMC PHY AP2
- Low Power All Digital Fractional-N PLL in Samsung 14LPP
- Low Power All Digital Fractional-N PLL in Samsung 8LPP
- 50 mA LDO voltage regulator (output voltage 0.9V/1.2V/1.34V) on Samsung 65nm
Related Blogs
- Cadence Demonstrates 112G-ELR SerDes IP on TSMC's 3nm Process Technology
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- ARM 1176 in IBM SOI process demonstrates a cell-based flow
- TSMC versus SAMSUNG
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA