Samsung's 3nm GAA Process
At the recent Samsung Foundry Forum, HK Kang, the EVP of semiconductor R&D, took to the stage. He's in charge of advanced logic, DRAM, 3D NAND, mask. But that day he was just going to talk about Samsung's 3nm gate-all-around (GAA) technology, that they give the name MBCFET to (MBC stands for multi-bridge-channel).
The motivation for creating GAA technology is similar for the motivation for creating FinFET—better control of the channel. Planar transistor (on the left in the above diagram) was the basic transistor architecture since the invention of the MOSFET until about 20nm. At that point, the leakage became unacceptably high. When the transistor was in the off state, the gate only controlled the top part of the channel and current could sneak around the back, or, more professionally, suffered from short-channel effect.
To read the full article, click here
Related Semiconductor IP
- MIPI D-PHY Transmitter/Receiver for Samsung 28nm FD-SOI
- 1.8V Capable GPIO on Samsung Foundry 4nm FinFET
- Temperature Sensor on Samsung 4nm, LN04LPP
- Temperature Sensor on Samsung 14nm, LN14LPP
- PVT Sensor on Samsung 4nm, LN04LPP
Related Blogs
- Cadence Demonstrates 112G-ELR SerDes IP on TSMC's 3nm Process Technology
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- ARM 1176 in IBM SOI process demonstrates a cell-based flow
- TSMC versus SAMSUNG
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era