Industry's First Adopted VIP for PCIe 7.0
PCIe technology has evolved over three decades, marking its 30th anniversary with the unveiling of PCIe 7.0. This latest standard doubles IO bandwidth to 128GT/s, emphasizing low latency and high reliability while maintaining compatibility with previous generations. Key features on the physical layer include the adoption of PAM4 signaling, 1b/1b encoding, and a robust Forward Error Correction (FEC) mechanism same as PCIe 6.0.
Industry Adoption Trends
PCIe 7.0 is set to see rapid adoption, driven by its streamlined transition from PCIe 6.0. The market has already witnessed the release of PCIe 7.0 SerDes test chips and testing equipment following the introduction of PCIe 7.0 rev0.5 in February 2024. With PCIe 7.0 rev1.0 expected to be finalized by mid-2025, the standard is poised to meet the escalating bandwidth needs of AI/ML, Cloud, HPC, and other demanding applications.
To read the full article, click here
Related Semiconductor IP
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
- AXI4 Memory Controller IP Core
- AXI-Lite I2C Controller Core
- LVDS Transceiver IP core
Related Blogs
- Industry's First Verification IP for PCIe 7.0
- Cadence Showcases World's First 128GT/s PCIe 7.0 IP Over Optics
- 256Gb/s Ready Set Go : PCIe Gen6 Verification IP
- Verification of Light Weight Forward Error Correction (FEC) and Strong Cyclic Redundancy Checks (CRC) feature in PCIe 6.0