NVMe storage-optimized PCIe interface gets an Interoperability Lab at University of New Hampshire
March 19, 2012
The drive to adopt NVMe (a storage-optimized variant of the PCIe interface standard for SSDs) led by the NVMe Work Group now has an interoperability lab at the University of New Hampshire.
To read the full article, click here
Related Semiconductor IP
- NVM Express (NVMe) Controller (compliant with NVMe 1.4 Base Specification)
- Universal NVM Express Controller (UNEX)
Related Blogs
- SiFive; Empowering A New Era of Data Center Innovation
- Rambus CryptoManager Root of Trust Solutions Tailor Security Capabilities to Specific Customer Needs with New Three-Tier Architecture
- Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
- Silicon-proven LVTS for 2nm: a new era of accuracy and integration in thermal monitoring
Latest Blogs
- AI in Design Verification: Where It Works and Where It Doesn’t
- PCIe 7.0 fundamentals: Baseline ordering rules
- Ensuring reliability in Advanced IC design
- A Closer Look at proteanTecs Health and Performance Management Solutions Portfolio
- Enabling Memory Choice for Modern AI Systems: Tenstorrent and Rambus Deliver Flexible, Power-Efficient Solutions