NVMe storage-optimized PCIe interface gets an Interoperability Lab at University of New Hampshire
March 19, 2012
The drive to adopt NVMe (a storage-optimized variant of the PCIe interface standard for SSDs) led by the NVMe Work Group now has an interoperability lab at the University of New Hampshire.
To read the full article, click here
Related Semiconductor IP
- Universal NVM Express Controller (UNEX)
- NVM Express (NVMe) Controller (compliant with NVMe 1.4 Base Specification)
- NVMe Controller
- NVMe Host Controller
- High Performance NVMe for PCIe-based storage
Related Blogs
- Rambus CryptoManager Root of Trust Solutions Tailor Security Capabilities to Specific Customer Needs with New Three-Tier Architecture
- Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
- Silicon-proven LVTS for 2nm: a new era of accuracy and integration in thermal monitoring
- Pushing the Boundaries of Memory: What’s New with Weebit and AI
Latest Blogs
- Tape-Out Readiness Checklist: Engineering Decisions That Prevent Costly Respins
- How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
- The Fastest Path to Scalable Photonic Systems: Using Proven IP for both PIC and EIC designs
- Building Trusted AI Agents from the Silicon Root of Trust
- Heterogeneous Computing in Space