M-PCIe - The New Big Thing from MIPI Alliance and PCI-SIG
If you’re reading this, you must have heard about the M-PCIe specification that has just been announced by two very important standardization bodies in the semiconductor industry—MIPI Alliance and PCI-SIG. According to the press release that was released during the PCI-SIG event last month, “M-PCIe specification provides uncompromised scalable performance while delivering a consistent user experience across multiple mobile platforms.” This sounds very appealing, but exactly does it mean to the mobile SoC developers?
As I wrote in my previous post, the MIPI Alliance is known for the introduction of over 30 specifications targeted for mobile platforms, and has managed to do this in just 10 years. Certainly, 10 years is a lot of time, and mobile market is the fastest growing segment of the semiconductor industry, but still the number is impressive. Even more impressive is the fact that these specs have been adopted by the major players in the market, and thus have made their way into pretty much every mobile device there is.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- Cadence First to Demo Complete M-PCIe PHY and Controller Solution at MIPI and PCI-SIG Conferences
- Implementing Dual-core Lockstep in the CHIPS Alliance VeeR EL2 RISC-V core for safety-critical applications
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Is the Common Platform Alliance a credible competitor to TSMC?
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP