Logic-compatible Gain Cell eDRAM: A Real Alternative to SRAM
Embedded memories are a key component of IoT SoCs and recent applications such as Neural Network Accelerators. Unfortunately, SRAM based embedded memory has a large footprint which often covers more than 50% of the silicon area and is responsible for more than 50% of the power consumption. Furthermore, 6T SRAM cells are sensitive to variations and limit the potential for voltage scaling. Gain Cell embedded DRAMs (GC-eDRAM) rely on a bit cell that requires only 2-4 transistors with a dynamic storage node. As opposed to conventional DRAM, gain cells are logic compatible and require no additional process steps and can therefore replace SRAM at no additional cost. These memories further provide inherent two-port operation and have no direct leakage path. In this talk, Andreas Burg argues that GC-eDRAM is real replacement for embedded SRAM, providing both area and energy/power savings. He also shows that the technology is not limited to mature processes, but can also be scaled to nanometer nodes.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- Want to Mix and Match Dies in a Single Package? UCIe Can Get You There
- World IP Day: A Time to Reflect on the Value of Semiconductor IP
- Rambus CXL IP: A Journey from Spec to Compliance
- Evaluating Spatial Audio - Part 3 - Creating a repeatable system to evaluate spatial audio
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era