Keeping Pace with Memory Technology using Advanced Verification
December 2, 2015
My latest webinar, Keeping Pace with Memory Technology using Advanced Verification, begins by taking the audience back in time. To a time when memories had low density, slow performance, and required expensive silicon real estate. Then I fast forward back to the future when memory technologies have evolved to support huge densities, blazing fast speeds while keeping power consumption low, and all this within very small geometry.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Blogs
- Keeping up with NVMe Technology Through Compliance Testing and Pre-Production Verification
- Keeping Up with UCIe 1.1 Verification Using Synopsys VIP for UCIe
- Keeping Pace with CXL Specification Revisions
- Next Generation Memory Technology for Graphics, Networking and HPC