Keeping Pace with Memory Technology using Advanced Verification
December 2, 2015
My latest webinar, Keeping Pace with Memory Technology using Advanced Verification, begins by taking the audience back in time. To a time when memories had low density, slow performance, and required expensive silicon real estate. Then I fast forward back to the future when memory technologies have evolved to support huge densities, blazing fast speeds while keeping power consumption low, and all this within very small geometry.
To read the full article, click here
Related Semiconductor IP
- Camera Post-Processing IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
Related Blogs
- Keeping up with NVMe Technology Through Compliance Testing and Pre-Production Verification
- Keeping Up with UCIe 1.1 Verification Using Synopsys VIP for UCIe
- Keeping Pace with CXL Specification Revisions
- AMD GPUs using new HBM DRAM (and the cost/benefit appears balanced!)
Latest Blogs
- NVMe 2.0 Explained: What’s New and Why It Matters
- Understanding USB4 Retimers and Their Role in Gen2 and Gen3 - Link Training
- Reducing Avoidable Memory Trips In HBM Systems
- Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
- Why DACs are so crucial in modern chip design