Hardware Root of Trust: Everything you need to know
September 25, 2019
As Ben explains, in our latest “Secure Silicon IP Webinar Series“, a root of trust is the security foundation for an SoC, other semiconductor device or electronic system. However its meaning differs depending who you ask. For example, the hardware roof of trust contains the keys for cryprographic functions and is usually a part of the secure boot process providing the foundation for the software chain of trust.
In this article:
- What is hardware root of trust?
- What are the types of a silicon-based hardware root of trust?
- What are the benefits of a programmable hardware root of trust?
- What features should a programmable hardware root of trust offer?
- What is the Rambus CryptoManager Root of Trust?
- How is the CryptoManager Root of Trust architected for security?
- Is there a CryptoManager Root of Trust configured for my application?
To read the full article, click here
Related Semiconductor IP
- Root of Trust
- Embedded Hardware Security Module (Root of Trust) - Automotive Grade ISO 26262 ASIL-B
- Programmable Root of Trust with Quantum Safe Cryptography acceleration, DPA-resistant & FIA-protected cryptographic accelerators and Caliptra RoTM
- SoC Security Platform / Hardware Root of Trust
- Programmable Root of Trust With DPA and FIA for US Defense
Related Blogs
- Rambus CryptoManager Root of Trust Solutions Tailor Security Capabilities to Specific Customer Needs with New Three-Tier Architecture
- Tailoring Root Of Trust Security Capabilities To Specific Customer Needs
- PCI Express 5 vs. 4: What's New? [Everything You Need to Know]
- Side-channel attacks explained: everything you need to know
Latest Blogs
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA
- Beyond PCIe Compliance: Why Stress Testing Is Crucial for Edge AI Deployments