"Great" Hardware Design in a Wireless World
As part three of the “Making Hardware Design Great Again” series, let’s see how high-level synthesis (HLS) is helping designers create SoCs for WiFi, Bluetooth, and 5G.
A common challenge in all three wireless spaces is that their standards are evolving… rapidly. Each new specification, or sub-specification, opens new opportunities. It’s a good opportunity for companies to establish themselves as providers for the new standard. On the flip side, it can also be a negative opportunity for the current leaders if they give up their leadership position by not being one of the first providers.
For example, let’s look at Wi-Fi. As of April 2017, IEEE has eight additional 802.11 projects (evolving standards) underway. Each of these presents opportunities, good or bad, for SoC providers.
To read the full article, click here
Related Semiconductor IP
- 802.11 AX
- LDPC for 5G DVBS2 802.11
- IEEE 802.11 n/ac/ax LDPC Decoder
- IEEE 802.11 n/ac/ax LDPC Encoder
- 802.11 LDPC
Related Blogs
- Cryptographic Modules Provide Critical Security in a Unified and Isolated Hardware Solution
- Importance Of Hardware Security Verification In Pre-Silicon Design
- Navigating the Era of Autonomous Design for Powerful Compute with Hardware
- Cadence Generative AI Solution: A Comprehensive Suite for Chip-to-System Design
Latest Blogs
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP
- Why nonce reuse can break AES-GCM security in embedded systems
- PQSecure™-Agility Earns NIST CAVP Validation