Flashback to Basics Friday! Bandwidth...
April 25, 2016
I’ve been thinking for a while (yes, that explains the burning smell) that we should be covering some of the basics of PCI Express here at ExpressYourself in addition to “just” the new stuff. After reading today’s posting, please let me know in the comments whether this is a good idea or not…
One of the questions I’ve been getting a lot recently is along the lines of “How many lanes and of what ‘generation’ of PCI Express do I need?”
This is a fairly straightforward question, and while coming up with a good first-order estimation is also fairly straightforward, it’s not necessarily obvious in the PCI Express specification. Let’s start with the “raw” data rate, which is fairly easy:
To read the full article, click here
Related Semiconductor IP
- PCI Express Verification IP
- Scalable Switch Intel® FPGA IP for PCI Express
- PCI Express Gen 1/2/3/4 Phy
- PCI Express Gen 1/2/3/4 Phy
- UltraScale+ Device Integrated Block for PCI Express (PCIe)
Related Blogs
- Flashback to Basics Friday! Bifurcation...
- High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4
- Black Friday and the Predicted Semiconductor Shortages
- MoSys Fires Up the Bandwidth Engine
Latest Blogs
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution