Flashback to Basics Friday! Bifurcation...
Pop quiz! Which section of the PCI Express Base Specification covers bifurcation? Here, I’ll even wait while you look….
Did you give up yet? Good. First of all, you won’t find the word “bifurcation” in the spec at all! The term is commonly understood to mean splitting a set of PCI Express lanes into multiple links – and it’s most common on Root Complexes. So for example, our friendly neighborhood Root Complex (RC) vendor builds an RC with 16 lanes – but he knows that in some uses the RC will connect to a single x16 link, while in others his customers only want x4 links. Rather than waste the 12 now unused lanes, wouldn’t it be nice to instead be able to configure those 16 total lanes as 4 links each of x4 width?
To read the full article, click here
Related Semiconductor IP
- PCI Express Verification IP
- Scalable Switch Intel® FPGA IP for PCI Express
- PCI Express Gen 1/2/3/4 Phy
- PCI Express Gen 1/2/3/4 Phy
- UltraScale+ Device Integrated Block for PCI Express (PCIe)
Related Blogs
- Flashback to Basics Friday! Bandwidth...
- Black Friday and the Predicted Semiconductor Shortages
- Basics of Functional Verification
- Functional Verification Basics: What's The Objective of End of Test?
Latest Blogs
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
- Secure Boot for embedded systems: Building a complete chain of trust