Don't give in to the quality, speed, cost tradeoff
Jacob Beningo
EDN (March 25, 2015)
There is an old project management mantra that states: Good, fast, cheap – pick two. This reflects the belief that the three primary competing components of a project -- quality, development speed, and development cost -- fight each other in such a way that only two of them can be chosen for any given project. For example, a project that needs to be developed very rapidly and retain a high level of quality will not be able to be developed at a low cost. The logic goes that it is impossible to do all three. This is a fundamental rule that is taught not only to students at the university level but is consistently repeated throughout the corporate world. Unfortunately it is in complete error and results in an incorrect mindset towards product development.
Let’s review the basics before diving into an alternative mindset to take when considering these three components. Quality, speed, and cost are often represented in a triangular form, but this really doesn’t provide any insight. Instead, consider drawing their relationship as a Venn diagram
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- The 5 Biggest Challenges in Modern SoC Design (And How to Solve Them)
- The Future of Storage: From eMMC to the Blazing Speeds of UFS 5.0
- Futureproofing Automotive AI to Manage Lifetime Cost
- Want to Mix and Match Dies in a Single Package? UCIe Can Get You There
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects