Innovation in Design Rules Verification Keeps Scaling on Track
There is an interesting dynamic that occurs in the semiconductor industry when we talk about process evolution, roadmaps and generally attempt to peer into the future. First, we routinely scare ourselves by declaring that scaling can’t continue and that Moore’s Law is dead (a declaration that has happened more often than the famously exaggerated rumors of Mark Twain’s death). Then, we unfailingly impress ourselves by coming up with solutions and workarounds to the show-stopping challenge of the day. Indeed, there has been a remarkable and consistent track record of innovation to keep things on track, even when it appears the end is surely upon us.
But this time we are really serious – at 20nm, the end is near! Ok, maybe not THE end, but for sure there are some obvious things that need to change if we are to keep our record of continuous technical conquest intact. And, as with most things in this era, collaboration is the key.
To read the full article, click here
Related Semiconductor IP
- SerDes Hard Macro-IP in GlobalFoundries 22FDX
- Automotive 12bit Sigma-Delta ADC - GlobalFoundries 22FDX
- 5V ESD Clamp in GlobalFoundries 180nm LPe
- 1x64 Bits OTP (One-Time Programmable) IP, GlobalFoundries 22nmFDX 0.8V/1.8V Process
- GLOBALFOUNDRIES 40nm LP 3.3V-2.5/1.1V Power Regulator
Related Blogs
- Understanding UCIe Design Verification Topologies
- Low-Power IC Design: What Is Required for Verification and Debug?
- How to Shift Left on Low-Power Design Verification, Early and Quickly
- Streamline PCIe 6.0 Switch Design with Effective Verification Strategies
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects