Delivering on the Promise of Industry-Leading RISC-V Processors
Leading the RISC-V uprising drives SiFive, home of the inventors of RISC-V, to continue to push forward with developing our product families and technologies.
RISC-V for High-Performance Applications
Earlier this year, we debuted the SiFive Intelligence family at the Linley Group Spring Processor Conference, including one of our lead customers, Tenstorrent, who will integrate the SiFive Intelligence X280 in a future product line. In June, we introduced the SiFive Performance family of processors, including the SiFive Performance P550 and SiFive Performance P270.
With the SiFive 21G2 release, we are pleased to invite designers to evaluate these new processors, as well as discover the 21G2 release enhancements to the SiFive Essential processor family. From the fastest RISC-V commercial processor IP available today, the SiFive Performance P550(1), to the newly enhanced SiFive Essential product lineup, SiFive offers the broadest and most capable RISC-V-based processor portfolio. We continue to work with technology innovators and industry leaders to develop new products that will push the envelope of computing capabilities.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related Blogs
- Delivering on the IoT Promise with Galileo Software GPS and Tensilica DSP IP
- Building the Future of AI on Intelligent Accelerators
- How to Achieve High-Accuracy Keyword Spotting on Cortex-M Processors
- Implementing Automotive Radar on Tensilica Processors
Latest Blogs
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP
- Why nonce reuse can break AES-GCM security in embedded systems
- PQSecure™-Agility Earns NIST CAVP Validation