CXL - The Latest Specification in Secured Network Traffic
Welcome to the wonderful and cryptic world of secured traffic with CXL being the latest specification to adopt it. CXL2.0 specification introduces integrity & data encryption (IDE) schematics for both CXL.io & CXL.cachemem protocols. CXL.io pathway uses PCIe specification defined IDE, while CXL.cachemem related updates are introduced in CXL2.0 specifications. In this blog we’ll provide a broad overview of what a secure setup looks like and the strategies adopted by CXL for the same.
CXL IDE can be used to secure traffic via the AES-GCM algorithm (more on this in upcoming blogs) within a TTE (Trusted Execution Environment). In a nutshell, TTE is an isolated and secure environment that runs parallel to OS, where sensitive data is stored and processed.
When running over a TTE, CXL IDE protects the transactions, both data and metadata, exchanged between the two devices on the physical link by using symmetric crypto keys (CXL chooses 256-bit key length for AES-GCM).
To read the full article, click here
Related Semiconductor IP
- CXL - Enables robust testing of CXL-based systems for performance and reliability
- CXL Verification IP
- CXL 4 Verification IP
- CXL 3.0 Controller
- CXL 4.0/3.2/3/2 Verification IP
Related Blogs
- Evolution of CXL PBR Switch in the CXL Fabric
- The 5 Biggest Challenges in Modern SoC Design (And How to Solve Them)
- On-Device AI Semiconductors & High-speed Interconnects in the Physical AI era
- Implementing Dual-core Lockstep in the CHIPS Alliance VeeR EL2 RISC-V core for safety-critical applications
Latest Blogs
- NVMe 2.0 Explained: What’s New and Why It Matters
- Understanding USB4 Retimers and Their Role in Gen2 and Gen3 - Link Training
- Reducing Avoidable Memory Trips In HBM Systems
- Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
- Why DACs are so crucial in modern chip design