Configuring Memory VIPs
June 1, 2015
Here, Synopsys Applications Consultant, Vaish Ramachandran, describes how best we can use Synopsys’ VIP Configuration Creator for configuring memory VIPs
Related Semiconductor IP
- Inline Memory Encryption (IME) Security Module - for DDR/LPDDR
- DDR4/3 PHY - TSMC 16FFC
- DDR4/3 PHY - TSMC 16FF+GL
- DDR4/3 PHY - TSMC 12FFC18
- DDR4/3 PHY - SS 8LPP
Related Blogs
- The world of HVLs and VIPs
- Xilinx unleashes triad of low-power, 28nm FPGA families with very promising characteristics for memory interfacing
- Anti-Fuse Memory With Gusto
- Memory Controller IP, battle field where Cadence and Synopsys are really fighting face to face. Today let's have a look at Cadence’s strategy
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era