Cadence and Hardent demonstrate high resolution display interface for Automotive
At Cadence we aim to enable our customers’ need to reduce their own design time and effort. That’s why we have worked closely with Hardent to develop a proven and integrated solution for MIPI Display Serial Interface and VESA Display Stream Compression IP. It provides visually lossless compression that reduces bandwidth by up to 3X.
The demonstration of this solution first took place at CDNLive in Silicon Valley. It will again appear at CDNLive in Munich, Germany May 2-4. The solution is an reference example customers can use to support higher resolution (ultra high-definition, next-generation) displays for mobiles, tablets and automotive applications while using lower bandwidth. The solution combines Cadence IP for MIPI® Display Serial Interface (DSI), coupled with Hardent VESA Display Stream Compression (DSC) IP. The compression benefits have obvious application in mobile devices, and can bring high definition console and heads-up display technology to the automobile.
To read the full article, click here
Related Semiconductor IP
- MIPI DSI Verification IP
- MIPI DSI v2.2 Verification IP
- MIPI DSI v1.3.2 Verification IP
- MIPI DSI Synthesizable Transactor
- MIPI DSI Transmitter v1.2 Controller IP, Compatible with MIPI D-PHY & C-PHY
Related Blogs
- High Resolution Displays for Mobile, TV, PC and Automotive Enabled by DSC 1.2 in HDMI 2.1
- LPDDR6: A New Standard and Memory Choice for AI Data Center Applications
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- UEC-CBFC: Credit-Based Flow Control for Next-Gen Ethernet in AI and HPC
Latest Blogs
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution