Cadence and Hardent demonstrate high resolution display interface for Automotive
At Cadence we aim to enable our customers’ need to reduce their own design time and effort. That’s why we have worked closely with Hardent to develop a proven and integrated solution for MIPI Display Serial Interface and VESA Display Stream Compression IP. It provides visually lossless compression that reduces bandwidth by up to 3X.
The demonstration of this solution first took place at CDNLive in Silicon Valley. It will again appear at CDNLive in Munich, Germany May 2-4. The solution is an reference example customers can use to support higher resolution (ultra high-definition, next-generation) displays for mobiles, tablets and automotive applications while using lower bandwidth. The solution combines Cadence IP for MIPI® Display Serial Interface (DSI), coupled with Hardent VESA Display Stream Compression (DSC) IP. The compression benefits have obvious application in mobile devices, and can bring high definition console and heads-up display technology to the automobile.
To read the full article, click here
Related Semiconductor IP
- MIPI DSI Verification IP
- MIPI DSI v2.2 Verification IP
- MIPI DSI With D-PHY Verification IP
- MIPI DSI Synthesizable Transactor
- MIPI DSI With C-PHY Verification IP
Related Blogs
- High Resolution Displays for Mobile, TV, PC and Automotive Enabled by DSC 1.2 in HDMI 2.1
- Cadence Powers AI Infra Summit '25: Memory, Interconnect, and Interface Focus
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
- Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES
Latest Blogs
- Designing for What Comes Next in AI
- Secure boot on Efinix Titanium Ti60: Getting started with KiviBoot-Tiny
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU