Cadence and Hardent demonstrate high resolution display interface for Automotive
At Cadence we aim to enable our customers’ need to reduce their own design time and effort. That’s why we have worked closely with Hardent to develop a proven and integrated solution for MIPI Display Serial Interface and VESA Display Stream Compression IP. It provides visually lossless compression that reduces bandwidth by up to 3X.
The demonstration of this solution first took place at CDNLive in Silicon Valley. It will again appear at CDNLive in Munich, Germany May 2-4. The solution is an reference example customers can use to support higher resolution (ultra high-definition, next-generation) displays for mobiles, tablets and automotive applications while using lower bandwidth. The solution combines Cadence IP for MIPI® Display Serial Interface (DSI), coupled with Hardent VESA Display Stream Compression (DSC) IP. The compression benefits have obvious application in mobile devices, and can bring high definition console and heads-up display technology to the automobile.
To read the full article, click here
Related Semiconductor IP
- MIPI DSI v2.2 Verification IP
- MIPI DSI v1.3.2 Verification IP
- MIPI DSI Verification IP
- MIPI DSI Synthesizable Transactor
- MIPI DSI Host Controller
Related Blogs
- High Resolution Displays for Mobile, TV, PC and Automotive Enabled by DSC 1.2 in HDMI 2.1
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
- LPDDR6: A New Standard and Memory Choice for AI Data Center Applications
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP