New details on Altera network-on-FPGA
August 29, 2014
Advantages to using NoCs in SoC design are well documented: reduced routing congestion, better performance than crossbars, improved optimization and reuse of IP, strategies for system power management, and so on. What happens when NoCs move into FPGAs, or more accurately the SoC variant combining ARM cores with programmable logic?
To read the full article, click here
Related Semiconductor IP
- Aurora-like 64b/66b @14Gbps for ALTERA Devices
- Aurora-like 8b/10b @3Gbps for ALTERA Devices
- SATA Device Controller on Altera Arria II GX
- SATA Host on Altera Arria II GX
- eCPRI Altera® FPGA IP
Related Blogs
- PLD Overview: Xilinx and Altera
- Xilinx ARMs FPGAs, Altera to MIPSify Them
- Is Altera Looking At Programmable DSP?
- Altera purchases optical network IP vendor Avalon Microelectronics
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA