A painless upgrade to 22nm - the right cost with the available IP
Does your ASIC design require the lowest leakage and smallest area possible? Do you want to adopt the FinFET technology but are concerned about the expensive wafer cost? The TSMC 22nm process offers a compelling option. We are seeing many Arm partners who have used processes in 28nm, 40nm, and above, now migrating to 22nm to achieve lower leakage and a smaller area to maintain or even boost the desired performance.
The TSMC 22nm technology was developed based on TSMC’s industry-leading 28nm process, a preferred foundry solution for many different market segments in terms of its performance, power, and area scaling. However, some IC designers are looking for an economical way to meet the requirements for performance boost and lower supply voltage in applications such as digital TVs, set-up boxes, smartphones, and consumer products. For such IC designs, TSMC 22nm is the best way to increase performance and reduce power cost-effectively, which provides significant area reduction, speed gain, and power reduction compared to 28nm process.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
- The Practical Guide to eFPGA Integration
- Moving to AMBA® 5? Your AMBA® 4 IP Can Still Come With You
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era