50 Gbps Ethernet is on the Way
Here is my report from the most recent IEEE 802.3 standards meeting, which was held in Dallas during the week of November 9.
The big news is that work on 50G Ethernet is now about to start. The 25G 802.3by project will soon be ending and plans are afoot for the team working on 802.3by to start thinking about 50G Ethernet.
The 802.3bs 400G project has adopted technology for 50G per lane operation. So it follows that 50G single-lane Ethernet PHYs should be created using this technology.
The first stage in creating an 802.3 standard is a call for interest (CFI) at an IEEE 802 plenary meeting. This was done at the recent meeting in Dallas with substantial interest being shown. When the consensus building presentation was made on the Tuesday night, over 100 people indicated that they would work on a 50G project.
To read the full article, click here
Related Semiconductor IP
- 50G Ethernet Intel® FPGA IP
- 40G/50G Ethernet Subsystem
- 28G LR Ethernet PHY, TSMC N7 x4 North/South (vertical) poly orientation
- 28G LR Ethernet PHY, TSMC N6 x4 North/South (vertical) poly orientation
- 28G LR Ethernet PHY, TSMC N3E x4 North/South (vertical) poly orientation
Related Blogs
- Ramping 400 Gbps Ethernet and beyond
- PCIe 5.0 Controller IP on FPGAs: Current and Future Use Cases
- Intel buys Tower - Best way to become foundry is to buy one
- Why MIPS is Betting Big on RISC-V: Q&A with RISC-V International and MIPS
Latest Blogs
- Simple Mode, Advanced Mode: A Clear Path to Closing Timing Around eFPGA
- Introducing SKL: The SiFive Kernel Library
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions