KaiSemi offers FPGA-to-ASIC replacement with a *Zero NRE* model
Clive Maxfield, EETimes
9/15/2010 11:57 AM EDT
Using what they describe as "a breakthrough in automated FPGA-to-ASIC conversion," fabless semiconductor company KaiSemi say that they can provide customers with a seamless, full turnkey FPGA-to-ASIC solution and sell fully compatible replacement chips at a fraction of the price.
I had a long chat with KaiSemi CEO Gal Gilat earlier this week, and I must say that I was very impressed with what he told me. Today's announcement is focused on introducing KaiSemi to the world at large (they are already well-known in Israel) – in future articles we will consider the KaiSemi flow in much more detail.
For the moment, we need only note that KaiSemi's proven process uses a unique in-house tool, which performs an automated conversion directly from the original FPGA netlist into a functionally-identical ASIC gate-level netlist. This is a key point – they don’t touch the RTL for the FPGA – instead they take the final ("golden") fully-functional FPGA netlist and work from that. In addition to the programmable logic itself, conversion process also includes all hard IP blocks in the FPGA, such as DSP cores, RAM blocks, PLLs, Clock Managers, and external interfaces (DDR, PCIe, etc.).
To read the full article, click here
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Xilinx Spartan-3 FPGAs Lower in Cost Than FPGA-to-ASIC Conversions
- RF Engines launches SpectraChip, a digital replacement for analogue intermediate frequency (IF) filtering used in current spectrum analysers
- Tharas Systems announces Axis replacement program
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory