Xilinx Enables Leading Wireless Platform & Semiconductor Company to Speed Wireless Products to Market With FPGA-Based Prototyping System
System allows company to quickly prototype ASSP designs & jumpstart software development
SAN JOSE, Calif., Nov. 16, 2010 -- Xilinx, Inc. (Nasdaq: XLNX) and ST-Ericsson, a world leader in wireless platforms and semiconductors, today announced that ST-Ericsson is developing a next-generation PEPS-2 application-specific standard product (ASSP) prototyping platform based on Xilinx's high performance Virtex(R)-6 FPGAs.
The new platform for emulation, prototyping and software development will include up to six high performance Virtex-6 FPGAs and will allow software development prior to ASSP silicon availability. ST-Ericsson deployed its first generation PEPS system, which included six Virtex-4 FPGAs, to develop its highly acclaimed U8500 Smartphone Platform.
The upcoming PEPS-2 system will allow customers to develop even larger and more complex ASSP platforms and run the system faster, with much lower power, due to the Virtex-6 FPGAs.
About Xilinx
Xilinx is the world's leading provider of programmable platforms. For more information, visit www.xilinx.com.
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Monterey Design Systems announces physical design prototyping tool for design closure of ASIC and ASSP designs
- Xilinx Extends its Lead in PCI Market With Complete 64- and 32-bit Solutions Below ASSP Prices
- Zilog Leads the Secure Transactions Market with New 32-bit High Security Zatara(TM) Series ARM(R) Core Based ASSP
- Toshiba licenses ARM Cortex-M3 32-bit RISC processor for ASIC and ASSP applications
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory