UMC to shutter Japanese fab
Dylan McGrath, EETimes
8/22/2012 2:06 PM EDT
To read the full article, click here
Related Semiconductor IP
- 1.2V SLVS Transceiver in UMC 110nm
- All Digital Fractional-N PLL for Performance Computing in UMC 40LP
- Specialty I2C IO IP, UMC 40nm LP process
- Low-Offset Programmable Gain Amplifier on UMC 55nm
- Low-Speed 40KHz RC oscillator on UMC 55nm
Related News
- UMC announces new 22nm wafer fab in Singapore
- UMC Unveils New Fab Expansion in Singapore in Grand Opening Ceremony
- UMC and Polar Collaborate to Meet Growing Demand for U.S. Onshore Semiconductor Manufacturing
- Synopsys and Mentor Graphics to Publish Japanese Translation of Industry-Standard Reuse Methodology Manual
Latest News
- IObundle Promotes IOb-Cache: Premier Open-Source Cache System for AI/ML Memory Bottlenecks
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption
- MIPI Alliance Releases UniPro v3.0 and M-PHY v6.0, Accelerating JEDEC UFS Performance for Edge AI in Mobile, PC and Automotive
- Marvell to Showcase PCIe 8.0 SerDes Demonstration at DesignCon 2026
- Embedded FPGA reaches a new stage of industrial maturity – Menta at Embedded World 2026