Synopsys and Mentor Graphics to Publish Japanese Translation of Industry-Standard Reuse Methodology Manual
Synopsys and Mentor Graphics to Publish Japanese Translation of Industry-Standard Reuse Methodology Manual
RMM Adopted at Fuji Xerox and NEC to Drive Company-Wide Design Reuse Methodologies
YOKOHAMA, Japan----May 29, 2000--Mentor Graphics Corp. (Nasdaq:MENT) and Synopsys, Inc. (Nasdaq:SNPS - ) today announced the upcoming Japanese translation of the jointly authored Reuse Methodology Manual (RMM), second edition. The 300-page manual outlines guidelines and design examples that provide the underlying methodology for establishing a best-practice intellectual property (IP) reuse process for system-on-chip (SoC) designs. For large Japanese SoC developers such as Fuji Xerox and NEC, the Japanese translation of the RMM will be used to guide global design reuse initiatives.
The RMM offers best practices gleaned from SoC designers' wide review and usage of the methodology. It provides designers with detailed guidelines on planning, specifications, design practices, coding, testing and documentation for creating and verifying reusable IP blocks. It also incorporates design strategies that cover locality, testbench tools, model creating, physical integration and system verification, which enables designers to quickly use and integrate reusable functionality into SoC designs. More than 15,000 copies of the first two editions of the RMM have been distributed worldwide since its initial publication in English by Kluwer Publishing in 1998.
Fuji Xerox Co., Ltd., a leader in document management solutions and networked office products, has utilized the RMM for SoC design since its original publication and has translated it for its own internal use. ``We are eager for an official Japanese edition of the RMM to be made available because it includes appropriate basics of design reuse which guide all levels of ASIC designers,'' said Hiroshi Ishikawa, senior manager of the Strategy Promotion Group Corporate Research Center at Fuji Xerox (http://www.fujixerox.co.jp). ``We will continue to adopt the RMM as our internal standard methodology among design teams via our internal design information system.''
NEC has also adopted the RMM for improvement of its internal design methodology. ``We believe that the RMM represents the proper design process in the methodology format which any design company can easily select and adopt for their own process,'' said Mr. Hiroshi Mita, technical education manager of Human Resources Division at NEC Electron Devices (http://www.nec.co.jp). ``We are pleased to have a hand in promoting this methodology throughout the Japanese electronics industry.''
``Japan is one of the largest producers and users of semiconductor intellectual property. With the widespread success and popularity of the English versions of the RMM, we believe this will be a significant tool for Japanese system-on-chip (SoC) designers,'' said Mike Keating, vice president of engineering for Synopsys' design reuse business unit and co-author of the RMM.
``By providing a common methodology to the entire design industry, the RMM makes it easy to reuse IP for SoC design,'' said Pierre Bricaud, director of marketing for Mentor Graphics' Inventra IP Division and co-author of the RMM. ``The translation of the RMM into Japanese expands this realistic and proven methodology for IP reuse to the Japanese design marketplace.''
The first two English language editions of the RMM are already used and referenced in Japan together with use of the Open Measure of Reuse Excellence (OpenMORE) assessment program, also jointly developed by Synopsys and Mentor Graphics, and based on the second edition of the RMM. OpenMORE is a practical, easy-to-use reference guide and assessment tool supporting the design industry's need for rapid adoption of the best design reuse practices for both hard and soft IP. More than one quarter of all OpenMORE users are IP and SoC designers and design managers in Japan. OpenMORE is available free of charge from its Web site at http://www.openmore.com.
Pricing and Availability
Maruzen Co., Ltd. will publish the Japanese translation of the RMM. It will be available through Maruzen's stores and distribution outlets in Japan. It will sell for approximately (Y)4,800 and will be available later this summer. For additional information on availability, email Maruzen at mz-pub@mx6.nisiq.net.
About Mentor Graphics
Mentor Graphics Corp. (Nasdaq:MENT) is a world leader in electronic hardware and software design solutions, providing products and consulting services for the world's largest electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $510 million and employs approximately 2,700 people worldwide. Company headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS), headquartered in Mountain View, Calif., creates leading electronic design automation (EDA) tools for the global electronics market. The company delivers advanced design technologies and solutions to developers of complex integrated circuits, electronic systems, and systems on a chip. Synopsys also provides consulting and support services to simplify the overall IC design process and accelerate time to market for its customers. Visit Synopsys at http://www.synopsys.com. Additional information on Synopsys's design reuse solutions can be found at http://www.synopsys.com/design_reuse.
Note to Editors: Synopsys is a registered trademark of Synopsys, Inc. Mentor Graphics is registered trademark of Mentor Graphics Corp. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
Contact:
Synopsys, Inc., Mountain View
Troy Wood, 650/584-5717
twood@synopsys.com
or
Mentor Graphics Corp., Wilsonville
Patti Atkins, 503/685-1665
patti_atkins@mentor.com
or
KVO Public Relations
Ken Ray, 503/221-7415
ken_ray@kvo.com
or
Benjamin Group/BSMG Worldwide
Jeremiah Glodoveza, 408/559-6090
jeremiah@benjamingroup.com
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Peking University Press to Publish a Chinese Edition of the Arm-Synopsys 'Low Power Methodology Manual'
- Mentor Graphics Drives Next-Generation, Low-Power Verification with UPF Successive Refinement Methodology
- Springer Publishes ARM-Synopsys Verification Methodology Manual for SystemVerilog
- JEDEC Publishes GDDR7 Graphics Memory Standard
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers