V Semi Announces Availability of New IP
May 11, 2012 -- Toronto, Ontario – V Semiconductor Inc. (V Semi) has announced today the availability of its State-of-the-Art Digital PLL IP cores in several new technology nodes and foundries. The foundries include TSMC, UMC and the Common Platform Alliance. The IP cores have been Silicon proven and successfully characterized. Full characterization reports are now available.
The IP macro offers industry leading power and area specifications. The modular footprint requires no off-chip components, while a highly accurate fractional synthesizer eliminates any integer reference clock requirements.
The design utilizes a proprietary digitized architecture which achieves best-in-class jitter characteristics and unprecedented programmability. The PLL contains numerous programmable features, including Spread Spectrum Generation (SSC), adjustable phase control, and configurable power savings modes.
The digital design minimizes process and temperature variation effects and scales seamlessly to other foundry technologies and nodes.
The IP core is available for licensing under V Semi’s simple business model. All IPs come equipped with configuration software and 24 hour support.
About V Semiconductor Inc.
V Semiconductor Inc. is a leading IP company that specializes in high-performance interface solutions. Privately held and headquartered in Toronto, Canada, V Semiconductor supplies Silicon-proven IP cores to many of the top semiconductor companies in the world. For more info, please visit us at www.vsemi.com.
Related Semiconductor IP
- High-Speed Digital PLL (0.5-7.5 GHz) in TSMC 40G CMOS
- Low Jitter Digital PLL – 1.25G/2.5G/5G
- 1GHz, fractional-N Digital PLL, TSMC N12FFC, N/S orientation
- 4.8GHz low jitter fractional-N, Digital PLL, TSMC N7, 0.75V, N/S orientation
- 4.8GHz low jitter fractional-N, Digital PLL, TSMC N6, 0.75V, N/S orientation
Related News
- Alphawave Semi Delivers Cutting-Edge UCIe™ Chiplet IP on TSMC 3DFabric® Platform
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
- First IP provider to deliver PLL products on new 28nm low power Common Platform process
- Introducing High-Speed Fractional PLL IP Cores with SSC that offers exceptional features in different process technologies
Latest News
- Combined CapEx of Top Eight CSPs to Exceed $710 Billion in 2026; Google Leads ASIC Deployment with TPUs
- UMC Announces Key Changes in Executive Leadership
- Akeana Partners with Axiomise for Formal Verification of Its Cores
- IObundle Promotes IOb-Cache: Premier Open-Source Cache System for AI/ML Memory Bottlenecks
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption