TES unveils a next-generation Elliptic Curve Digital Signature Algorithm (ECDSA) IP Core for Secure IoT, Blockchain, and Industrial Systems
April 2, 2026 -- TES Electronic Solutions GmbH unveils a next-generation VHDL-based ECDSA (Elliptic Curve Digital Signature Algorithm) IP core, designed to deliver high-performance, secure, and energy-efficient cryptographic processing for modern embedded systems. The IP is designed for elliptic curve cryptography (ECC) using the ANSI X9.63 secp256k1 Koblitz curve and can be integrated into a wide range of applications and target technologies.
Key Benefits
Full ECDSA Implementation: Compliant with Standards for Efficient Cryptography (SEC), including ANSI X9.63 and secp256k1 Koblitz curve which is the same curve used by Bitcoin.- Timing-Secure Design: Ensures execution time is independent of secret keys, eliminating timing-based side-channel attacks.
- Hardware-Defined Cryptographic Core: Built with a customizable, software-defined 256-bit architecture, allowing flexibility for future protocol updates.
- Flexible Functionality: Supports essential ECDSA operations such as:
- gfp_keygen: Key generation over prime fields (GF(p)) in an elliptic curve cryptography. It produces a private–public key pair.
- gfp_sign_genius: Function for signature generation over GF(p) - i.e., creating a digital signature using an ECC private key.
- pkeyutl: A single command using openssl pkeyutl to create an ECDSA signature with an EC private key over a given input message using a chosen digest algorithm.
- dgst_sha256_sign: A single command that uses openssl dgst with SHA-256 to create a digital signature of a given input message using an EC private key.
- TES can easily expand its IP to include additional functionality in the field of cryptography, creating new opportunities for advanced security features and scalable protection solutions.
For more information on this and other digital IP solutions, visit the TES IP products page.
Explore ECDSA IP:
Contact
For inquiries, please email info@tes-dst.com
About TES
With over 20 years of experience in ASIC design and embedded graphics IP, TES is a one-stop partner for high-performance semiconductor solutions. Our IP portfolio includes highly customizable 2D, 2.5D, and 3D GPUs, display controllers, and a wide range of analog and digital IP blocks, ranging from SiGe RF to industrial ASIC solutions.
Headquartered near Stuttgart, Germany, TES Electronic Solutions GmbH serves a global customer base, with design operations in Stuttgart and graphics IP development in Hamburg. Learn more at www.tes-dst.com.
Related Semiconductor IP
- ECDSA (Elliptic Curve Digital Signature) IP Core
- NIST P-256/P-384 ECDH+ECDSA - Compact ECC IP Cores supporting ECDH and ECDSA on NIST P-256/P-384
- ECDSA signature verification engine
- ECDSA signature verification engine
- ECDSA sign engine
Related News
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
- DCD-SEMI Unveils Ultra-Fast DAES IP Core for AES Encryption
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- Digital Blocks DB9000 Display Controller IP Core Family Extends Leadership in 8K, Automotive, Medical, Aerospace, and Industrial SoC Designs
Latest News
- Sofics and Alcyon Photonics Partner to Support Next-Generation Photonic Systems
- QuickLogic Appoints Quantum Leap Solutions as Authorized Sales Representative
- Cadence and NVIDIA Expand Partnership to Reinvent Engineering for the Age of AI and Accelerated Computing
- Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums