Paradigm Works Announces SystemVerilog FrameWorks Template Generator Support for UVM
Andover, MA, June 09, 2010 — Paradigm Works, a world-class leader in ASIC and FPGA software and development services, today announced that its SystemVerilog FrameWorks™ Template Generator software now supports UVM (Universal Verification Methodology).
The UVM Template Generator takes user input parameters and automatically creates a functional framework for a UVM-compliant verification environment. The current UVM Template Generator release is compatible with UVM 1.0 EA (Early Adopter).
Visit the Paradigm Works Download Page to customize, create, and download a framework UVM environment.
Visit UVM World for additional information on the UVM or to download the UVM kit.
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related News
- Paradigm Works Announces VMM 1.0 enhancements to its SystemVerilog FrameWorks VMM Template Generator software
- SystemVerilog FrameWorks VMM Template Generator Upgraded for VMM 1.1
- eInfochips announces DDR2 SDRAM SystemVerilog & VMM based Memory Model Generator Tool
- Agnisys Offers Free Register Generator for UVM
Latest News
- Jim Keller: ‘Whatever Nvidia Does, We’ll Do The Opposite’
- FlexGen Streamlines NoC Design as AI Demands Grow
- IntoPIX Presents Its New Titanium Software Suite: Empowering AV-Over-IP Workflows With Speed, Quality & Interoperability
- Global Semiconductor Sales Increase 2.5% Month-to-Month in April
- Speedata Raises $44M to Launch First-Ever Chip Designed Specifically for Accelerating Big Data Analytics - Compute's Second Largest Workload