Perfectus Announces Industry's First SystemVerilog-based OVM Tested ONFi Verification IP for ONFi 2.1 Specification
SANTA CLARA, Calif. -- June 22, 2009
-- Santa Clara-based Perfectus Technology, the leading provider of Verification IPs, today announced the availability of ONFi (Open NAND Flash Interface) Verification IP (VIP) product based on the ONFi 2.1 specification. This is the industryâs first SystemVerilog-based, OVM-based ONFi VIP with a very sophisticated Verification Engine that will help in accelerating the ONFi-based IP/FPGA/ASIC/SOC/Silicon verification cycle with higher reliability and greater assurance for verification of device. The ONFi VIP is tested to work in the Mentor Graphics® Questa® Verification Platform.
The ONFi VIP comprises a complete verification environment including test generation, assertion checking and monitoring, and functional coverage. The VIP has a rich set of constrainable parameters, sequence library, powerful error injection capabilities, APIs and Callbacks for user configurability. The VIP is configurable and extensible to satisfy each specific verification environment's requirements. The VIP complies with OVM 2.0.
âPerfectus ONFi Verification IP improves productivity of the verification engineer by using a readily available sequence library to create the verification scenarios,â said Sheetal Kammaje, marketing manager of Perfectus. âPerfectus VIP also helps with the tracking of verification progress with the use of functional coverage.â
The ONFi VIP verifies Open NAND Flash Interface-based devices. ONFi 2.1 offers simplified flash controller design, but pushes performance levels to a new rangeâ166 megabytes per second (MB/s) to 200 MB/s. Using ONFi strengthens compatibility and interoperability of NAND devices from different vendors. (http://onfi.org/) The ONFi VIP supports asynchronous and source synchronous modes with all timing modes. It supports up to 4 Target NAND Flash devices with unlimited LOGICAL UNIT, BLOCK & PAGE. For more information visit www.perfectus.com/products-onfi.html
The special feature of this product is the reports generated by the Genie-Interface-Inspector. Reports include a Functional Coverage report which helps to identify what functionality has been tested; an Error Inspection report which specifies the errors that were tested and errors that were not tested; a Protocol Inspection report which shows the percentage of ONFi 2.1 specification compliance; and a Features Coverage report which shows the percentage of features covered.
âWe are pleased Perfectus has made available the first OVM-tested ONFi verification IP validated to run on the Questa platform,â said Dennis Brophy, director of strategic business development, Mentor Graphics Corporation. âAs an active member of the Mentor Graphics Questa Vanguard Partnership program, Perfectus works together with Mentor to improve design and verification productivity.â
Pricing and Availability
The ONFi 2.1 VIP is available now. For pricing and additional information, please contact sales@perfectus.com or 408-748-8900, x5632.
About Perfectus
Perfectus is a leading provider of very high quality and completely-configurable Verification IPs. Perfectus offers several Verification IP products which include AMBA: AHB, APB & AXI, Ethernet, Fibre Channel, I2C, ONFi, PCIe, SAS, SATA, SMBus, SPI 4.2, OCP, USB3.0 and USB 2.0.
For more information about Perfectus Corp, please email us at sales@perfectus.com or visit our website at www.Perfectus.com.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Perfectus Announces Industry's First SystemVerilog-Based OVM Compliant SuperSpeed USB Verification IP for USB 3.0 Protocol
- Mobiveil and InPsytech Announce Successful Inter-Op Verification of Enterprise Flash Controller Design IP and ONFI 5.1 PHY IP
- Perfectus Announces Availability of Industry’s Most Powerful SystemVerilog-Based OVM-Compliant PCI Express 3.0 Verification IP
- Synopsys was not invited to join SystemVerilog OVM initiative
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs